de
Chair Hardware-Oriented Technical Computer Science

Topics

Analysis of AMDs Versal System on Chip for mixed criticality applications

The work involves the analysis of various hardware components of a System-on-Chip (SoC) from AMD’s Versal series in different mixed-criticality scenarios. Both the Network-on-Chip and the AI accelerator can be investigated.

Mixed-criticality systems are software applications in which individual tasks have different levels of importance and priority for the overall system. To develop models that accurately represent the behavior of the respective hardware components and enable reliable predictions, the timing behavior of individual tasks must be analyzed in detail.

PDF

Exploring Heterogeneous 3D NoC Architectures with the RatatoskrM3D Simulator

The RatatoskrM3D simulation framework, developed at our chair, enables the exploration of 3D Networks-on-Chip (NoCs) and their emerging challenges. Its focus lies on heterogeneous 3D NoCs, which introduce complex design aspects such as varying router counts and clock domains across layers. The project provides diverse research and development opportunities for students in the areas of computer architecture, hardware simulation, and system-level design. Students can contribute to extending the simulator, modeling new architectures, and participating in 3D NoC research.

PDF

A Linear Programming Model for Operator Mapping on FPGAs

In this thesis, a linear program should be developed and implemented to map operator graphs onto FPGAs. The focus lies on the mathematical modelling of the problem. The thesis topic is aimed at master or motivated bachelor students.

PDF

Latency Measures in Network-on-Chips

In this work, various measures for the quality of a Network-on-Chip should be evaluated and compared. For this, meaningful examples as well as alternative measures should be derived using a NoC simulator. The topic is aimed at master or motivated bachelor students.

PDF

Hardware-related Image Processing

Development of embedded vision algorithms. Required knowledge: C, High-Level synthesis, Image Processing, FPGA programming helpful.

Last Modification: 17.10.2025 -
Contact Person: Webmaster